



UNITED STATES PATENT AND TRADEMARK OFFICE

A

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/652,266	08/29/2003	Peter Poechmueller	03 P 50760 US	1984
25962	7590	02/16/2006	EXAMINER	
SLATER & MATSIL, L.L.P. 17950 PRESTON RD, SUITE 1000 DALLAS, TX 75252-5793			LAM, DAVID	
			ART UNIT	PAPER NUMBER
			2827	

DATE MAILED: 02/16/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/652,266	POECHMUELLER, PETER	
	Examiner	Art Unit	
	David Lam	2827	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1- 6, 9,12-17, 19-21 is/are rejected.
- 7) ☒ Claim(s) 7,8,10,11 and 18 is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 29 August 2003 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____ . ____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>3/1/05</u> . | 6) <input type="checkbox"/> Other: ____. |

DETAILED ACTION

Drawings

1. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: ***“200” on Figure***
2. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1- 6, 9, 12-17, 19-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Hsu et al. (6,343,004).

Regarding to claims 1- 6, 9, 12, Hsu et al. disclose a DRAM apparatus comprising: a storage cell (95) including a transistor having a substrate well; a voltage adjuster (20) coupled to the substrate well for adjusting a voltage on the substrate well; an input as a word line (WL) coupled to the storage for accessing the storage cell, the voltage adjuster coupled to the input as a word line and responsive to activation of the input for adjusting the voltage on the substrate well; a switch (50) coupled to the input as the word line and the substrate well, the switch responsive to activation of the input for initiating adjustment of the voltage on the substrate well; wherein the voltage adjuster includes a node (connection between 36 and 50) at a predetermined voltage coupled to the switch and coupled to the substrate well; wherein the voltage adjuster includes a further node (connection between 38 and 50) at a predetermined voltage coupled to switch; a plurality of the storage cells (95) having the substrate wells thereof connected together and also connected the voltage adjuster. *See at least Figs. 2-6; for example Cols. 4-9, and the related disclosure.*

Regarding to claims 13-17, 19, Hsu et al. disclose an apparatus for controlling access of a data storage element in a memory device comprising: a transistor for accessing the data storage element that including a substrate well; a circuit (20) coupled to the substrate well for adjusting a voltage on the substrate well; an input (36) coupled to the transistor for controlling access of the data storage element, wherein the circuit coupled to the input and responsive to activation of the input for adjusting the voltage on the substrate well; a switch (50) coupled to the input and the substrate well, wherein the switch responsive to activation of the input for initiating adjustment of the voltage on the substrate well; wherein the circuit include a node (connection between 36

Art Unit: 2827

and 50) at a predetermined voltage coupled to the switch, and wherein the switch include a further node (connection between 38 and 50) at a further predetermined voltage coupled to the switch; wherein the data storage element includes a capacitor. *See at least Figs. 2-6; for example Cols. 4-9, and the related disclosure.*

With regard to method claims 20-21, they encompass the same scope of invention as to that of claims 1- 6, 9, 12, 13-17, 19 except they draft in method format instead of apparatus format. The claims are therefore rejected for the same reason as set forth above.

Allowable Subject Matter

3. Claims 7-8, 10-11, 18 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: The prior art of record fails to teach the memory device as noted above and further includes a resistor connected in series between the first-mentioned node and the switch, the switch responsive to activated of the input for connecting the resistor to the further node, the substrate well, and the substrate well connected to the resistor.

Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Art Unit: 2827

- Fujioka et al. disclose circuit for entering/exiting semiconductor memory device into/from low power consumption mode and method of controlling internal circuit at low power consumption mode.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Lam whose telephone number is 571-272-1782. The examiner can normally be reached on 6:00 – 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zarabian Amir can be reached on 571-272-1852852. The fax phone numbers for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

D. Lam

February 14, 2006



DAVID LAM
PRIMARY EXAMINER